EP 1 207 550 A1

(12)

EUROPEAN PATENT APPLICATION published in accordance with Art. 158(3) EPC

- (43) Date of publication: 22.05.2002 Bulletin 2002/21
- (21) Application number: 00954911.4
- (22) Date of filing: 23.08.2000

(51) Int Cl.7: H01L 21/3065

(11)

- (86) International application number: PCT/JP00/05624
- (87) International publication number: WO 01/17007 (08.03.2001 Gazette 2001/10)
- (84) Designated Contracting States:

 AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU


 MC NL PT SE
- (30) Priority: 27.08.1999 JP 24142799
- (71) Applicant: TOKYO ELECTRON LIMITED Minato-ku, Tokyo 107-8481 (JP)
- (72) Inventors:
 - Hagihara, Masaaki,
 Tokyo Elect. Massachusetts Inc.
 Beverly, MA 19054 (US)

- Inazawa, Koichiro
 Tokyo Electron Yamanashi Limited
 Nirasaki-shi, Yamanashi 407-0003 (JP)
- Naito, Wakako, Tokyo Electron Yamanashi Limited Nirasaki-shi, Yamanashi 407-0003 (JP)
- (74) Representative: Goddar, Heinz J., Dr. FORRESTER & BOEHMERT Pettenkoferstrasse 20-22 80336 München (DE)

(54) METHOD OF ETCHING AND METHOD OF PLASMA TREATMENT

(57) A processing gas constituted of CH_2F_2 , O_2 and Ar is introduced into a processing chamber 102 of a plasma processing apparatus 100. The flow rate ratio of the constituents of the processing gas is set at $CH_2F_2/O_2/Ar = 20$ sccm/10sccm/10osccm. The pressure inside the processing chamber 102 is set at 50mTorr. 500 W high frequency power with its frequency set at 13.56 MHz is applied to a lower electrode 108 on which a wafer W is placed. The processing gas is raised to plasma and thus, an SiN_x layer 206 formed on a Cu layer 204 is etched. The exposed Cu layer 204 is hardly oxidized and C and F are not injected into it.

FIG.1



Description

TECHNICAL FIELD

[0001] The present invention relates to an etching method and a plasma processing method.

BACKGROUND ART

[0002] As ultra high integration in semiconductor devices increasing in recent years, manufacturing superfine metal wirings that conform to rigorous design rules has become a crucial technical requirement. However, when the aluminum wirings normally utilized in the prior art, such as wirings constituted of Al or an Al alloy, are miniaturized, the level of the electrical resistance becomes significant, which readily causes a wiring delay, lowering the operating speed of the semiconductor device. As a solution, adoption of Cu having a lower electrical resistance value than Al as the wiring material has been considered in recent years. However, Cu becomes oxidized more readily than Al. Accordingly, during the semiconductor manufacturing process, a Cu wiring layer is covered with a layer constituted of a material that does not contain O2, e.g., an SiNx layer, to prevent oxidation of the Cu wiring layer by assuring that it is not exposed to O2.

[0003] When connecting a Cu wiring to another wiring in a semiconductor device adopting a multilayer wiring structure, it is necessary to to etch the $\mathrm{SiN}_{\mathbf{x}}$ layer and to form at the $\mathrm{SiN}_{\mathbf{x}}$ layer a connecting hole such as a via hole through which the Cu wiring layer is exposed. However, a CF (fluorocarbon) processing gas containing O_2 is usually utilized in the plasma etching process during which the $\mathrm{SiN}_{\mathbf{x}}$ layer is etched. As a result, the surface of the exposed Cu wiring layer becomes oxidized by O_2 or an oxide compound is formed at the Cu wiring layer during the etching process. Such a reaction product raises the electrical resistance value at the area where the Cu wiring is connected with the other wiring, thereby presenting a problem in that the device characteristics of the semiconductor device are compromised.

[0004] An object of the present invention, which has been completed by addressing the problem of the prior art discussed above, is to provide a new and improved etching method and a new and improved plasma processing method that solve the problem above and other problems.

DISCLOSURE OF THE INVENTION

[0005] In order to achieve the object described above, in a first aspect of the present invention, an etching method for etching an SiN_{x} layer present on a Cu layer formed at a workpiece placed in a processing chamber by raising to plasma a processing gas introduced into the processing chamber, which is characterized in that the processing gas contains a gas constituted of C, H

and F and O2, is provided.

[0006] In the etching process implemented by using the gas constituted of C, H and F according to the present invention, the exposed surface of the Cu layer is not oxidized readily. In addition, this effect is sustained regardless of whether or not O₂ is present. For this reason, even when a wiring, for instance, is connected at the exposed surface of the Cu layer, the electrical resistance value at the connection area is not raised. Furthermore, by adding O₂ into the gas constituted of C, H and F, it becomes possible to even more effectively prevent the oxidation of the Cu layer.

[0007] The gas constituted of C, H and F should be $\mathrm{CH}_2\mathrm{F}_2$, $\mathrm{CH}_3\mathrm{F}$ or CHF_3 .

[0008] In addition, it is desirable to add an inert gas into the processing gas. When an inert gas is added into the processing gas, the contents of the gas constituted of C, H and F and O₂ can be adjusted as necessary in correspondence to specific process requirements while maintaining the quantity of the processing gas introduced into the processing chamber at a predetermined level.

[0009] Moreover, in a second aspect of the present invention, a plasma processing method comprising a step in which an $\mathrm{SiN}_{\mathsf{x}}$ layer is etched by using a photoresist layer having a specific pattern formed therein, a step implemented after the etching step, a step implemented after said etching step, in which said photoresist layer is ashed and a step implemented after said ashing step, in which a plasma process is implemented on the exposed Cu layer by raising to plasma H_2 introduced into the processing chamber is provided.

[0010] It is to be noted that the exposed surface of the Cu layer may become oxidized during the ashing step as well. In addition, if a CF gas is used as the processing gas during the etching step, C (carbon atoms) and F (fluorine atoms) may be injected into the exposed surface of the Cu layer. Accordingly, in a third aspect of the present invention, the surface of the Cu layer is treated with H₂ plasma after the etching step and the ashing step to deoxidize the oxidized Cu and to remove C and F. As a result, the electrical resistance value at the connection area where the Cu wiring is connected to the other wiring is prevented from increasing even more effectively.

BRIEF DESCRIPTION OF THE DRAWINGS

[0011]

50

30

FIG. 1 is a schematic sectional view of a plasma processing apparatus in which the present invention may be adopted;

FIG. 2 presents schematic sectional views of a wafer before and after implementing a process by adopting the etching method according to the present invention;

FIG. 3 presents schematic diagrams to facilitate an

explanation of an implementation example of the etching method according to the present invention; and

FIG. 4 presents schematic diagrams to facilitate an explanation of the implementation example of the etching method according to the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

[0012] The following is a detailed explanation of a preferred embodiment of the etching method and the plasma processing method according to the present invention, given in reference to the attached drawings.

(1) Etching Method

[0013] First, the etching method adopted in the embodiment is explained.

(a) Overall Structure of Etching Apparatus

[0014] First, in reference to FIG. 1, a brief explanation is given on a plasma processing apparatus 100 that may adopt the etching method achieved in the embodiment. A processing chamber 102 is formed in an airtight processing container 104. A magnet 106 is provided around the processing container 104 so as to form a rotating magnetic field inside the processing chamber 102. In addition, a lower electrode 108 on which a workpiece such as a semiconductor wafer (hereafter referred to as a "wafer") W may be placed is provided inside the processing chamber 102. An upper electrode 110 is provided to face opposite the mounting surface of a lower electrode 108 in the processing chamber 102.

[0015] Numerous gas outlet holes 110a are formed at the upper electrode 110. The gas outlet holes 110a are connected with first ~ third gas supply sources 124, 126 and 128 respectively via first ~ third switching valves 112, 114 and 116 and first ~ third flow regulating valves 118, 120 and 122. CH_2F_2 , O_2 and Ar constituting the processing gas used in the embodiment are respectively stored in the first ~ third gas supply sources 124, 126 and 128. This structure allows the processing gas constituted of CH_2F_2 , O_2 and Ar individually set at predetermined flow rates to be introduced into the processing chamber 102 via the gas outlet holes 110a. It is to be noted that the etching process implemented by using the processing gas is to be detailed later.

[0016] In addition, the processing gas introduced into the processing chamber 102 is raised to plasma when high frequency power output from a high frequency source 130 is applied to the lower electrode 108 via a matcher 132. The gas inside the processing chamber 102 is evacuated via a baffle plate 134 provided around the lower electrode 108 and an evacuating pipe 136. It is to be noted that the plasma processing apparatus 100 assumes a structure which allows it to perform an ashing process and a surface treatment on a Cu layer 204 to

be detailed later as well as the etching process.

(b) Etching Process

[0017] Next, in reference to FIGS. 1 and 2, a detailed explanation is given on the etching process implemented on the wafer W by using the processing gas in the embodiment. It is to be noted that FIG. 2(a) presents a schematic sectional view of the wafer W in the state before an SiN_x layer 206 is etched. FIG. 2(b) presents a schematic sectional view of the wafer W in the state after the SiN_y layer 206 is etched.

[0018] As shown in FIG. 2(a), the Cu layer (Cu wiring layer) 204 is formed at a first SiO_2 layer 200 via a TaN layer 202 which functions as a barrier metal layer. In addition, the SiN_x layer 206 which is to undergo the etching process in the embodiment is formed on the Cu layer 204 to prevent the oxidization of the Cu layer 204. A second SiO_2 layer 208 to be used as a layer insulating film and a photoresist layer 210 having a specific pattern formed therein are sequentially laminated over the SiN_x layer 206.

[0019] The etching process is implemented in the embodiment after forming a via hole 212 which reaches the SiN, layer 206 is formed at the second SiO₂ layer 208 through a specific type of etching process as shown in FIG. 2(a). Namely, the processing gas introduced into the processing chamber 102 to etch the second SiO₂ layer 208 is first switched to the processing gas constituted of CH2F2, O2 and Ar which characterizes the embodiment. At this point, the flow rate ratio (CH₂F₂/O₂/Ar) of CH₂F₂, O₂ and Ar is set at, for instance, 10sccm ~ 30sccm / 10sccm ~ 30sccm / 100sccm ~ 200sccm. The pressure inside the processing chamber 102 may be set at, for instance, 30mTorr ~ 100mTorr. Then, high frequency power having a frequency of, for instance, 13.56 MHz and achieving a 300 W ~ 1000 W level is applied to the lower electrode 108.

[0020] Such high frequency power application causes the processing gas to dissociate to generate plasma. As a result, the SiN_{x} layer 206 becomes etched by the plasma and the upper surface of the Cu layer 204 becomes exposed at the bottom of the via hole 212 as shown in FIG. 2(b). Since the SiN_{x} layer 206 has been etched by using the processing gas constituted of $\mathrm{CH}_{2}\mathrm{F}_{2}$, O_{2} and Ar, the surface of the Cu layer 204 Is hardly oxidized during this process, as explained later in reference to subsequent implementation examples.

(c) Implementation Example

[0021] Next, an example of actual implementation of the embodiment is explained in reference to FIG. 3 and FIG. 4. It is to be noted that FIGS. 3 (a) and (b) and FIGS. 4 (a) and (b) each schematically illustrate the relationship between the depth measured from the surface of the Cu layer 204 and the content of the elements present in the Cu layer 204 at the corresponding depth.

The Cu layer 204 was gradually etched by spraying Ar at a predetermined pressure on to the exposed surface of the Cu layer 204.

[0022] In the implementation example, the SiN, layer 206 at the wafer W shown in the FIG. 2(a) was etched by employing the plasma processing apparatus 100 explained earlier. The flow rate ratio of the constituents in the processing gas was set at CH₂F₂/O₂/Ar = 20 sccm/ 10sccm/100sccm. In addition, the pressure inside the processing chamber 102 was set at 50mTorr. High frequency power with a frequency set at 13.56 MHz and achieving a 500 W level was applied to the lower electrode 108. The results presented in FIG. 3(a) were achieved by etching the wafer under the conditions described above. As shown in FIG. 3(a), the Cu layer 204 was hardly oxidized when the process was implemented by using the processing gas constituted of CH₂F₂, O₂ and Ar, with hardly any C and F injection observed. Thus, we may conclude that the processing gas is effective in preventing damage to the Cu layer 204.

[0023] Next, as an example that provides a comparison to the implementation example described above, an etching process was implemented by using a processing gas constituted of CF4 and Ar, and the results presented in FIG. 3(b) were obtained. It is to be noted that the processing gas constituted of CF4 and Ar is normally used in an etching process implemented on the SiO₂ layer 208 or the SiN_X layer 206. The flow rate ratio of the constituents of the processing gas was set at CF₄/ Ar = 20sccm/100sccm. Otherwise, the process was implemented under the same processing conditions as those described above. As shown in FIG. 3(b), when the processing gas constituted of CF4 and Ar was used, the Cu layer 204 became oxidized to a greater depth and a greater degree of injection of C and F was observed compared to the extent of oxidation and C/F injection observed in the etching process implemented by using the processing gas constituted of CH₂F₂, O₂ and Ar described earlier. Thus, one may conclude that the Cu layer 204 becomes damaged more readily when the processing gas constituted of CF₄ and Ar is used.

[0024] In addition, an etching process was implemented by using a processing gas constituted of CH₂F₂, N_2 and Ar achieved by mixing N_2 instead of O_2 , in order to ascertain the extent of the influence of O2 present in the processing gas, and the results presented in FIG. 4 (a) were achieved. It is to be noted that the flow rate ratio of the constituents of the processing gas was set at $CH_2F_2/N_2/Ar = 20sccm/10 sccm/100sccm as in the$ processing gas constituted of CH₂F₂, O₂ and Ar. The process was implemented by setting the other processing conditions identically to those described earlier. As shown in FIG. 4(a), the Cu layer 204 became oxidized to an even further depth and a greater degree of C/F injection was observed when the processing gas constituted of CH₂F₂, N₂ and Ar was used compared to the extent of the oxidation and the C/F injection observed in the process implemented by using the processing gas

constituted of CH_2F_2 , O_2 and Ar and the process implemented by using the processing gas constituted of CF_4 and Ar. This demonstrates that the presence of O_2 in the processing gas constituted of CH_2F_2 , O_2 and Ar does not adversely affect the Cu layer 204 but rather, it effectively protects the Cu layer 204.

[0025] It is to be noted that the results presented in FIG. 4(b) were achieved by performing a similar measurement on the Cu layer 204 exposed to the atmosphere without implementing the etching process.

[0026] As described above, by etching the $\mathrm{SiN}_{\mathrm{x}}$ layer 206 covering the Cu layer 204 with the plasma generated from the processing gas constituted of $\mathrm{CH}_2\mathrm{F}_2$, O_2 and Ar, it is possible to minimize the extent of oxidation of the exposed Cu layer 204 and to reduce the extent to which C and F constituting the $\mathrm{CH}_2\mathrm{F}_2$ are injected into the Cu layer 204. As a result, the electrical resistance value at the connection area does not increase even when another wiring is connected to the exposed surface of the Cu layer 204.

(2) Ashing Method

[0027] Next, a method that may be adopted to implement an ashing process on the photoresist layer 210 formed at the wafer W is explained. During the process for manufacturing a semiconductor device, an ashing process is normally implemented after the etching process to remove the photoresist layer 210 used as an etching mask. However, there is a risk of the Cu layer 204 which has not been oxidized during the etching process becoming oxidized during the ashing process implemented by adopting the method in the prior art. Accordingly, it is desirable to implement an ashing process through the following method on the wafer W that includes the Cu layer 204.

[0028] Namely, following the etching process described above, the temperature of the wafer W remaining on the lower electrode 108 is sustained at 100°C or lower and preferably at 40°C. The temperature of the wafer W is adjusted by a temperature control mechanism (not shown) internally provided at the lower electrode 108. In addition, a processing gas constituted of, for instance, O₂, is introduced into the processing chamber 102 at a flow rate of 200sccm. Then, high frequency power with a frequency of 13.56 MHz and achieving a level of 1000 W is applied to the lower electrode 108. Through this power application, the processing gas is raised to plasma and thus, the photoresist layer 210 at the wafer W shown in FIG. 2(b) is removed.

[0029] In this method, the ashing process is implemented while sustaining the temperature of the wafer W at 100°C or lower and, as a result, the degree to which the Cu layer 204 is oxidized is minimized. Thus, the state of the Cu layer 204 after the ashing process remains essentially unchanged from the state following the etching process.

(3) Method of Treating Surface of Cu Layer (H₂ Plasma Process)

[0030] Next, a method that may be adopted to treat the surface of the Cu layer 204 is explained. It is difficult to completely prevent the oxidation of the Cu layer 204 and the entry of C and F even when the process is implemented by adopting the etching method and the ashing method described above. Accordingly, it is desirable to implement the following surface treatment on the Cu layer 204.

[0031] Namely, after the etching process and the ashing process described above, the processing gas introduced into the processing chamber 102 is switched to H₂ with the wafer W still remaining inside the processing chamber 102. The flow rate of H2 may be set at, for instance, 200sccm. In addition, the pressure inside the processing chamber 102 may be set at, for instance, 50mTorr. Then, H2 plasma is generated inside the processing chamber 102 by applying 1000 W high frequency power with its frequency set at, for instance, 13.56 MHz to the lower electrode 108. The H₂ plasma thus generated deoxidizes the Cu layer 204 which has been oxidized. At the same time, the Cu layer 204 is subject to ion implant, which eliminates C and F having been injected into the Cu layer 204 during the etching process. As a result, a Cu layer 204 which does not contain O (oxygen atoms), C and F can be formed.

[0032] In addition, the relationship between the depth measured from the surface of the Cu layer 204 and the contents of O, C and F contained in the Cu layer 204 at the corresponding depth was ascertained with regard to the Cu layer 204 before and after the $\rm H_2$ plasma process. The results indicate that the contents of O, C and F up to 30Å from the surface of the Cu layer 204 became greatly reduced after the process.

[0033] Furthermore, the surface of the Cu layer 204 can be treated by utilizing the plasma processing apparatus 100 employed to implement the etching process and the ashing process when the method described above is adopted. This means that the surface of the Cu layer 204 does not need to be treated by employing another processing apparatus. Thus, the individual processes can be continuously performed on the plasma processing apparatus 100 to achieve an improvement in the throughput and a reduction in the production costs.

[0034] While the invention has been particularly shown and described with respect to the preferred embodiment thereof by referring to the attached drawings, the present invention is not limited to these examples and it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit, scope and teaching of the invention.

[0035] For instance, while an explanation is given above in reference to the embodiment on an example in which $\mathrm{CH_2F_2}$ is used as a constituent of the etching

processing gas, the present invention is not limited to this example and the advantages described above may be achieved by using CH_2F_2 , CH_3F or CHF_3 instead of CH_2F_2 .

[0036] In addition, while an explanation is given above in reference to the embodiment on an example in which Ar is added into the etching processing gas, the present invention is not limited to this example and it may be effectively implemented by using an inert gas such as He instead of Ar or without adding any inert gas.

[0037] While an explanation is given above in reference to the embodiment on an example in which a single plasma processing apparatus is utilized to implement the etching process, the ashing process and the Cu layer surface treatment, the present invention is not limited to this example and it may be also adopted when separate plasma processing apparatuses are employed to perform the Individual processes described above.

[0038] According to the present invention, the $\mathrm{SiN}_{\mathrm{X}}$ layer formed on the Cu layer can be etched, while minimizing the extent to which other elements become mixed in the Cu layer. In addition, other elements present in the Cu layer can be eliminated through the plasma process implemented by using H_2 . As a result any degradation of the Cu layer can be prevented.

INDUSTRIAL APPLICABILITY

[0039] As explained above, the present invention may be adopted during the process of manufacturing semi-conductor devices and, in particular, it is ideal in an application in which a plasma process such as etching is implemented on an SiN_x layer formed on a Cu layer.

[0040] Explanation of Reference Numerals

	100	plasma processing apparatus
	102	processing chamber
	104	processing container
	106	magnet
)	108	lower electrode
	110	upper electrode
	110a	gas outlet hole
	112, 114, 116	first ~ third switching valves
	118, 120, 122	first ~ third flow regulating valves
5	124, 126, 128	first ~ third gas supply sources
	130	high frequency source
	132	matcher
	134	baffle plate
	136	evacuating pipe
)	200	first SiO ₂ layer
	204	Cu layer
	206	SiN _x layer
	208	second SiO ₂ layer
	210	photoresist layer
5	W	wafer

40

Claims

 An etching method for etching an SiN_x layer on a Cu layer formed at a workpiece placed inside a processing chamber by raising to plasma a processing gas introduced into said processing chamber, wherein;

said processing gas contains a gas constituted of C, H and F and O₂.

 An etching method according to claim 1, wherein; said gas constituted of C, H and F is CH₂F₂.

3. An etching method according to claim 1, wherein; said gas constituted of C, H and F is CH₃F.

 An etching method according to claim 1, wherein; said gas constituted of C, H and F is CHF₃.

An etching method according to claim 1, wherein;
 an inert gas is added into said processing gas.

6. A plasma processing method comprising;

a step in which a processing gas containing a gas constituted of C, H and F and O_2 is raised to plasma and an SiN_x layer on a Cu layer is etched by using a photoresist layer having a specific pattern formed therein;

a step implemented after said etching step, in which said photoresist layer is ashed; and

a step implemented after said ashing step, in which H_2 is introduced into said processing chamber an H_2 plasma process is implemented on said Cu layer that has become exposed by raising the H_2 to plasma.

 An etching method according to claim 6, wherein; said gas constituted of C, H and F is CH₂F₂.

8. An etching method according to claim 6, wherein; said gas constituted of C, H and F is CH₃F.

An etching method according to claim 6, wherein; said gas constituted of C, H and F is CHF₃.

 An etching method according to claim 6, wherein; an inert gas is added into said processing gas.

11. An etching method according to claim 6, wherein; said etching step, said ashing step and said H₂ etching step are implemented inside a single processing chamber.

10

15

55

45

FIG.1




FIG.2(a)




FIG.2(b)




FIG.3(a)




FIG.3(b)







FIG.4(a)







INTERNATIONAL SEARCH REPORT

International application No.

PCT/JP00/05624

A. CLASSIFICATION OF SUBJECT MATTER Int.Cl ⁷ H01L 21/3065					
According to International Patent Classification (IPC) or to both national classification and IPC					
	S SEARCHED	by classification symbols?			
Minimum documentation searched (classification system followed by classification symbols) Int.Cl ⁷ H01L 21/3065					
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Jitsuyo Shinan Koho 1964-1996 Toroku Jitsuyo Shinan Koho 1994-1998 Kokai Jitsuyo Shinan Koho 1971-1996 Jitsuyo Shinan Toroku Koho 1996-1999					
Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)					
C. DOCUI	MENTS CONSIDERED TO BE RELEVANT				
Category*	Citation of document, with indication, where ap	propriate, of the relevant passages	Relevant to claim No.		
Y	GB, 2333268, A (NEC Corporation 21 July, 1999 (21.07.99), page 2, line 20 to page 9, line & JP, 11-214355, A		1-11		
Y	JP, 06-204191, A (Sony Corporat 22 July, 1994 (22.07.94), Par. Nos. 15 to 55 (Family: n		1-11		
Y	Y GB, 2326765, A (NEC Corporation), 22 January, 1999 (22.01.99), Full text & JP, 11-17008, A				
Y					
Furthe	er documents are listed in the continuation of Box C.	See patent family annex.			
"A" docum conside "E" earlier date "L" docum cited to special "O" docum means "P" docum than th	ent published prior to the international filing date but later to priority date claimed	"I" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art document member of the same patent family			
Date of the 01 1	actual completion of the international search November, 2000 (01.11.00)	Date of mailing of the international search report 14 November, 2000 (14.11.00)			
	nailing address of the ISA/ anese Patent Office	Authorized officer			
Facsimile N	do.	Telephone No.			

Form PCT/ISA/210 (second sheet) (July 1992)